(China (Mainland))
Product Summary
The 74LVX74TTR is a low voltage CMOS dual D-type flip-flop with preset and clear non inverting fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. The 74LVX74TTR is ideal for low power, battery operated and low noise 3.3V applications. A signal on the D INPUT is transferred to the Q OUTPUT during the positive going transition of the clock pulse. CLR and PR are independent of the clock and accomplished by a low setting on the appropriate input.
Parametrics
74LVX74TTR absolute maximum ratings: (1)VCC Supply Voltage: -0.5 to +7.0 V; (2)VI DC Input Voltage: -0.5 to +7.0 V; (3)VO DC Output Voltage: -0.5 to VCC + 0.5 V; (4)IIK DC Input Diode Current: -20 mA; (5)IOK DC Output Diode Current: ±20 mA; (6)IO DC Output Current: ±25 mA; (7)ICC or IGND DC VCC or Ground Current: ±50 mA; (8)Tstg Storage Temperature: -65 to +150℃; (9)TL Lead Temperature (10 sec): 300℃.
Features
74LVX74TTR features: (1)High speed: fMAX = 145MHz (TYP.) at VCC = 3.3V; (2)5V tolerant inputs; (3)Input voltage level: VIL=0.8V, VIH=2V AT VCC=3V; (4)Low power dissipation: ICC = 2 μA (MAX.) at TA=25亱C; (5)LOW NOISE: VOLP = 0.3V (TYP.) at VCC = 3.3V; (6)Symmetrical output impedance: |IOH| = IOL = 4mA (MIN); (7)Balanced propagation delays: tPLH = tPHL; (8)Operating voltage range: VCC(OPR) = 2V to 3.6V (1.2V Data Retention); (9)Pin and function compatible with 74 series 74; (10)Improved latch-up immunity; (11)Power down protection on inputs.
Diagrams
| Image | Part No | Mfg | Description |  |
Pricing (USD) |
Quantity | ||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
 |
 74LVX74TTR |
STMicroelectronics |
Flip Flops Dual "D" Flip-Flop |
Data Sheet |
|
|
||||||||||||
| Image | Part No | Mfg | Description | |
Pricing (USD) |
Quantity | ||||||||||||
 |
74LV00 |
Other |
|
Data Sheet |
Negotiable |
|
||||||||||||
 |
74LV00BQ,115 |
NXP Semiconductors |
Gates (AND / NAND / OR / NOR) 3.3V QUAD 2-INPUT |
Data Sheet |
|
|
||||||||||||
|
74LV00D |
Other |
|
Data Sheet |
Negotiable |
|
||||||||||||
 |
74LV00D,112 |
NXP Semiconductors |
Gates (AND / NAND / OR / NOR) QUAD 2-INPUT NAND |
Data Sheet |
|
|
||||||||||||
|
74LV00D,118 |
NXP Semiconductors |
Gates (AND / NAND / OR / NOR) QUAD 2-INPUT NAND |
Data Sheet |
|
|
||||||||||||
|
74LV00DB,112 |
NXP Semiconductors |
Gates (AND / NAND / OR / NOR) QUAD 2-INPUT NAND |
Data Sheet |
|
|
||||||||||||
